

Integrated Circuits Final Exam [Total : 100 marks]

Attempt All Questions

1-a) True Or False : each statement with T Or F.

- The width of MOS transistor increases, its gate capacitance will decrease.
- MOS transistor with high V_t has less power and switch slower.
- Virtex-5, one slice contains two LUTs.

b) Short Answers.

- Give three reasons, differences between dynamic and static CMOS inverters....
- System-on-Chip (SoC) has
- Give three reasons, benefit of scaling

c) Explain : - FPGA computer aided design (CAD). - Define features of synthesis tools. - Integrated Software Environment (ISE).

d) Discuss, can build a CMOS buffer /inverter, the pull-up network with NMOS and pull-down network with PMOS.

2-a) Implement the following functions using programmable logic array:

$$W = ABC + \overline{A}BC + \overline{A}\overline{B}C + \overline{A}\overline{B}\overline{C}$$

$$X = \overline{A} + BC$$

Define the types of its outputs.

b) Explain CMOS transistor fabrication steps and define testing, packaging, and its problems.

c) Calculate the noise margins of the DMD, with the parameters:

$$V_{DD} = 3.3 \text{ V} \quad V_{TD} = 0.6 \text{ V} \quad V_{TU} = -0.8 \text{ V} \quad k_{nu} = k_{nd} = 60 \mu\text{A}/\text{V}^2 \\ (L/W)_d = 4 \quad (L/W)_u = 24$$

3-a) Prove that static CMOS inverter is ratioless.

Define its properties and noise in digital ICs.

b) Design a CMOS inverter with the following parameters :

$$V_{DD} = 3 \text{ V} \quad V_{TN} = 0.6 \text{ V} \quad k_n = 40 \mu\text{A}/\text{V}^2$$

$$(W/L)_p = 2.5 (W/L)_n \quad V_{TP} = -0.8 \text{ V} \quad k_p = 16 \mu\text{A}/\text{V}^2$$

Calculate the noise margin of the circuit.

4-a) Draw a pull down network shown in Fig. 1. Write the Boolean logic function.

Sketch its stick diagram.

b) Explain why dynamic logic, and why not? . Discuss domino logic gates and its problems.

c) Implement 2-input NOR gate using BiCMOS technique. Explain such circuit is faster than static one.

5-a) Find the W_n/W_p ratio of a Pseudo NMOS inverter with the following parameters:

$$\text{NMOS} \quad V_{TN} = 0.6 \text{ V} \quad k_n = 60 \mu\text{A}/\text{V}^2 \quad L_n = 0.8 \mu\text{m}$$

$$\text{PMOS} \quad V_{TP} = -0.7 \text{ V} \quad k_p = 45 \mu\text{A}/\text{V}^2 \quad L_p = 0.8 \mu\text{m}$$

$$\text{Assuming } V_{DD} = 3.0 \text{ V}, V_{in} = V_{DD} \text{ and } V_{OL} = 0.22 \text{ V}$$

b) What are the factors affected on a pseudo NMOS inverter ?

c) Implement $F = (X_1X_2 + X_3X_4)(X_5 + X_6)$ using NP CMOS logic.

$$\text{Let } F_1 = (X_1X_2 + X_3X_4), F_2 = (X_5 + X_6), \text{ and } F = F_1 F_2$$




Fig. 1